Abstract: Carrier-selective contact with low minority carrier recombination and efficient majority carrier transport is mandatory to eliminate metal-induced recombination for higher energy conversion efficiency for silicon (Si) solar cells. In the present study, the carrier-selective contact consists of an ultra-thin tunnel oxide and a phosphorus-doped polycrystalline Si (poly-Si) thin film formed by plasma enhanced chemical vapor deposition (PECVD) and subsequent thermal crystallization. It is shown that the poly-Si film properties (doping level, crystallization and dopant activation anneal temperature) are crucial for achieving excellent contact passivation quality. It is also demonstrated quantitatively that the tunnel oxide plays a critical role in this tunnel oxide passivated contact (TOPCON) scheme to realize desired carrier selectivity. Presence of tunnel oxide increases the implied V oc (iV oc ) by ~ 125 mV. The iV oc value as high as 728 mV is achieved on symmetric structure with TOPCON on both sides. Large area (239 cm 2 ) n-type Czochralski (Cz) Si solar cells are fabricated with homogeneous implanted boron emitter and screen-printed contact on the front and TOPCON on the back, achieving 21.2% cell efficiency. Detailed analysis shows that the performance of these cells is mainly limited by boron emitter recombination on the front side.
Introduction
As the photovoltaic industry strives towards higher conversion efficiency, technology innovations like carrier-selective passivated contact become important for next generation highefficiency Si solar cells. This is because these contacts can eliminate high recombination at the metal/Si contact and in the heavily diffused regions [1] [2] [3] [4] . Introduction of a thin passivating interlayer between the high recombination regions and the Si absorber mitigates their negative impact because they are not in direct contact with absorber. This reduces total recombination or saturation current density (J 0, total ), resulting in much higher open-circuit voltage V oc . However, the interlayer must passivate the Si surface without interfering with the majority carrier transport to ensure good fill factor (FF) and efficiency. The best example of passivated contact is the heterojunction Si cell with intrinsic thin amorphous layer (HIT). HIT cells have produced outstanding cell V oc of 750 mV [1] with cell efficiency exceeding 25% [2] . However, this passivation scheme can not withstand temperature above 250 ºC for the metallization process, and hence is not compatible with the widely used industry standard low-cost screen-printed fired-through metallization, which requires >700 °C temperature for contact-firing. Therefore, our approach to achieve carrier selective contact involves a chemically grown ultra-thin (~ 15 Å) tunnel oxide capped with phosphorus-doped (n + ) polycrystalline Si (poly-Si) and metal contact on the entire back side of n-type Si cell, which makes it thermally stable and compatible with low-cost screen-printed metallization. Figure 1 shows the band diagram of the tunnel oxide passivated contact structure in this study. Three parallel mechanisms contribute to carrier selectivity in this structure. First, heavily doped n + poly-Si creates an accumulation layer at the absorber surface due to the work function difference between the n + poly-Si and the n -Si absorber. This accumulation layer or band bending provides a barrier for holes to get to the tunnel oxide while electrons can migrate easily to the oxide/Si interface. Next, tunnel oxide itself provides the second level of carrier selectivity, because it presents 4.5 eV barrier for holes to tunnel relative to 3.1 eV for electrons [5] . This is the most important carrier selectivity as demonstrated in this study. Third, there are very few or no states on the other side of the dielectric (n + region) for holes to tunnel through because of the forbidden gap. Even if some holes are able to tunnel through, they will run into the heavily doped n + poly-Si layer that offers a barrier for holes to get to the meal contact and recombine. Last but not least, due to the full area metal contact on the back, there is one dimensional current flow. This eliminates the lateral transport resistance in a finished solar cell, resulting in much higher FF.
In this work, we have investigated the influence of the phosphine and silane flow rate ratio (PH 3 /SiH 4 ) during the PECVD deposition of amorphous Si (a-Si) film, and the subsequent crystallization and dopant activation anneal temperature on the passivation quality of carrierselective contact. To study the performance of our passivated contact in a cell, we fabricated large area (239 cm 2 ) n-type front junction Si solar cells with a boron-doped emitter and screen-printed contact on the front side and the tunnel oxide passivated contact on the rear side (see Figure 2) . 
Materials and Method
The interface quality of passivated rear contact was studied by the quasi-steady state photoconductance (QSSPC) measurements [6] on symmetrical test structures Si(n
. Symmetrical samples were made on commercially available n-type Cz wafers with a bulk resistivity of 5 Ωcm and bulk lifetime of over 2 ms. The sample preparation involved surface damage removal in a heated KOH solution and a RCA chemical cleaning with a resulting wafer thickness of ~ 170 µm. The tunnel oxide layer was grown in 68 wt% HNO 3 acid at a temperature of 100 °C for 10 min. The resulting tunnel oxide thickness was ~ 15 Å, determined by spectral ellipsometry. Next, a thin (<20 nm) phosphorus-doped Si layer was deposited on both sides using a PECVD tool from Unaxis. Note that both precursors PH 3 and SiH 4 were diluted with H 2 in a volume ratio of 5% for the PECVD a-Si deposition. Then, a 875 ºC/30 min thermal anneal was performed in a tube furnace in an inert atmosphere to facilitate dopant activation and crystallization of a-Si film. The flow rate ratio PH 3 /SiH 4 during the PECVD deposition of a-Si film as well as the crystallization temperature was varied in order to study their impact on passivation quality. Finally, the QSSPC technique [7] was used to determine the passivation quality by extracting the implied V oc (iV oc ) from the injection level at one sun according to following equation:
where Δn is the excess carrier density at one sun, k the Boltzmann constant, T the temperature, q the elementary charge, N D the bulk doping density, and n i the intrinsic carrier density. The corresponding saturation current density for the back-surface-field region (J ob ') was also extracted in the same measurement.
In order to investigate the performance of our rear side tunnel oxide passivated contact in a finished device, large area front junction n-type Si solar cells were fabricated on a ~ 4.5 Ωcm Cz wafers (Figure 2 ). The fabrication process involved saw damage removal in a heated KOH solution followed by alkaline texturing on both sides of the wafers. Next, a SiN x mask on the front side was deposited, followed by a heated KOH treatment to planarize the back. After the planarization, the wafer thickness was reduced to about 175 µm. The boron ion implantation with proper dose and energy was performed on a production-line implanter at Suniva Inc. Then, a high temperature anneal (> 1000 °C) was used to restore the lattice [8] and eliminate the boron-rich layer formation [9] . The resulting sheet resistivity was ~ 110 Ω/□ for the boron emitter. Next, the tunnel oxide and n + poly-Si layers were grown on the rear side according to the process described above. Then a thin Al 2 O 3 was deposited by atomic layer deposition (ALD) and capped with PECVD SiN x film for front surface passivation and anti-reflection coating. The Ag/Al grid was screen-printed on the front, followed by a high temperature firing (~ 730 °C) in an industrial-style belt furnace to achieve good ohmic contact. Finally, ~ 1 µm thick Ag film was deposited by thermal evaporation on the entire rear side.
Results and Discussion
In order to obtain an efficiently doped n + Si layer to maintain the quasi-Femi level splitting in cSi (high V oc ), a proper precursor PH 3 /SiH 4 flow rate is required to deposit the doped a-Si layer. After establishing the optimal PH 3 /SiH 4 flow rate ratio of 4.4% in our PECVD reactor, we studied the influence of poly-Si anneal temperature T anneal (650 °C ≤ T anneal ≤ 950 °C) on the passivation quality. Figure 4 shows a plot of iV oc and J ob ' at 1 sun as a function of T anneal . Figure 4 shows that the anneal temperature of 650 °C does not change the passivation quality, which remains quite poor (iV oc = 645 mV) and similar to the as-deposited case. As T anneal increases from 650 °C to 875 °C, the passivation quality improves dramatically with iV oc achieving 728 mV. Correspondingly J ob ' decreases from 141.5 to 4.4 fA/cm 2 , suggesting that increasing T anneal facilitates the solid-phase crystallization of the as-deposited n + a-Si layer [11] and leads to further relaxation or defect healing in the tunnel oxide layer [12] . However, if T anneal increases from 875 °C to 950 °C, a strong degradation in the interface passivation quality is observed, resulting in significant drop in iV oc and increase in J ob ' . This is partly due to increase dopant diffusion into Si which increases Auger recombination. This also can lead to local disruption of the tunnel oxide layer, since the gaseousphase SiO can be produced in N 2 ambient according to the reaction SiO 2 + Si  2 SiO. This can result in locally or partially unpassivated Si surface where epitaxial regrowth of the Si layer might happen [13] . Therefore, the role of tunnel oxide layer in our passivated contact structure was studied in the following section. To investigate the quantitative impact of the tunnel oxide layer on the passivation quality of our structure, two symmetrical test structures were fabricated. One structure has tunnel oxide layer: Si(n + )/SiO x /c-Si(n)/SiO x /Si(n + ) and another structure is without tunnel oxide layer: Si(n + )/cSi(n)/Si(n + ). This comparison was done with the optimal PH 3 /SiH 4 ratio of 4.4% and the optimal T anneal of 875 °C. Figure 5 shows the comparison of injection-dependent effective minority carrier lifetime curves for the two symmetrical test structures (with and without tunnel oxide). The injection level and iV oc at one sun is also shown for the structures. Figure 5 clearly shows that the tunnel oxide layer is crucial for achieving very high quality passivation, since the iV oc drops from 728 to 603 mV and J ob ' increases from 4.4 to 1050 fA/cm 2 if tunnel oxide is removed. Hence, the tunnel oxide layer plays as a crucial role in our structure to allow efficient majority carrier (electron in our case) transport while block the minority carrier (hole in our case), because it presents a 4.5 eV barrier for holes to tunnel relative to 3.1 eV for electrons. In this study a symmetrical test structure capped with just the tunnel oxide (SiO x /c-Si(n)/SiO x ) was also fabricated to evaluate the passivation quality of tunnel oxide by itself. The test structure gave a very low iV oc of 653 mV and a high J ob ' of 92 fA/cm 2 , indicating that the back surface field (BSF) induced by fixed charge in the tunnel oxide layer does not provide sufficient surface passivation. In order to quantify the impact of tunnel oxide on cell performance, solar cells were fabricated with ion-implanted homogeneous boron emitter on the front and passivated contact on the back with and without tunnel oxide (Figure 2) . Table I lists the corresponding solar cell results, which was measured at AM 1.5G, 100 mW/cm 2 , 25 °C, using the Fraunhofer ISE certificated 20.2% efficient large area n-type cell [14] as a reference. The highest V oc of 683 mV was achieved with the tunnel oxide passivated structure, supporting excellent rear passivation quality. The cells also showed a high average short-circuit current density J sc of 39.5 mA/cm 2 and average cell efficiency of 21.0%, with the highest of 21.2%. However, the cells without tunnel oxide layer showed very low V oc of ~ 625 mV, and efficiency of less than 19%. This is mainly due to the extremely high J ob ' of [15] . J 0e, metal is the metal grid contribution to saturation current density, which was modeled at ~ 50 fA/cm . Therefore, it can be concluded that the V oc of the cells with tunnel oxide passivated contact can be improved further by introducing a selective emitter underneath the metal contact. In addition, the significantly lower internal quantum efficiency (IQE) in the long wavelength range of 900-1200 nm (see Figure 6 ) due to the high back surface recombination velocity for the cells without tunnel oxide layer also supports the resulting much lower V oc and inferior J sc , compared to the cells with tunnel oxide layer. Furthermore, very comparable internal reflection in the long wavelength range for both structures in Figure 6 indicates that there is negligible free carrier absorption in the tunnel oxide layer [18], which is desired for an excellent light trapping at rear side. 
Conclusion
High-efficiency tunnel oxide passivated large area n-type front junction Si solar cells are presented. It has been shown that the passivation quality of our passivated contact scheme depends strongly on the precursor PH 3 /SiH 4 flow rate ratio (hence the doping level of n + Si layer) and the subsequent crystallization and dopant activation anneal temperature. Optimization of process parameters enabled an iV oc of as high as 728 mV with the corresponding J ob ' value of 4.4 fA/cm 2 , suggesting an excellent interface passivation quality. Furthermore, an extremely high J ob ' value of over 1000 fA/cm 2 for the structure solely passivated by the n + poly-Si layer reveals that the tunnel oxide layer plays a critical role to provide carrier selectivity in our studied structure. The finished cells with tunnel oxide passivated rear contact showed average cell efficiency of over 21% after screen-printed metallization on a homogeneous ion-implanted boron emitter, demonstrating the promise of this technology option for industrial production of high-efficiency Si solar cells.
All authors declare no conflict of interest in this paper. 
